

Fig. 1




Fig. 2




Fig. 3a




Fig.3b




Fig. 3c




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12a

TC

LBN	PBN
0	1
1	4
2	0xFFFF

⋮

BIT

LBN	PBN
0	0xFFFF
1	0xFFFF
2	0xFFFF

Fig. 12b

TC

LBN	PBN
0	1
1	4
2	56

→
LBN(1)=PBN(4)
Power cutoff

BIT

LBN	PBN
0	1
1	0xFFFF
2	0xFFFF

↓

TC spare

LBN	PBN
0	1
1	4
2	56

Fig. 12c




Fig. 13a




Fig. 13b

